Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic Circuits

by   Naveen Kumar Macha, et al.

Truly polymorphic circuits, whose functionality/circuit behavior can be altered using a control variable, can provide tremendous benefits in multi-functional system design and resource sharing. For secure and fault tolerant hardware designs these can be crucial as well. Polymorphic circuits work in literature so far either rely on environmental parameters such as temperature, variation etc. or on special devices such as ambipolar FET, configurable magnetic devices, etc., that often result in inefficiencies in performance and/or realization. In this paper, we introduce a novel polymorphic circuit design approach where deterministic interference between nano-metal lines is leveraged for logic computing and configuration. For computing, the proposed approach relies on nano-metal lines, their interference and commonly used FETs, and for polymorphism, it requires only an extra metal line that carries the control signal. In this paper, we show a wide range of crosstalk polymorphic (CT-P) logic gates and their evaluation results. We also show an example of a large circuit that performs both the functionalities of multiplier and sorter depending on the configuration signal. Our benchmarking results are presented in this paper. For CT-P, the transistor count was found to be significantly less compared to other existing approaches, ranging from 25 83 reduction, and MultiplierSorter circuit show 40 reduction with respect to CMOS, genetically evolved, and ambipolar transistor based polymorphic circuits respectively.


A New Paradigm for Fault-Tolerant Computing with Interconnect Crosstalks

The CMOS integrated chips at advanced technology nodes are becoming more...

Quantum Circuit Designs of Integer Division Optimizing T-count and T-depth

Quantum circuits for mathematical functions such as division are necessa...

T-count and Qubit Optimized Quantum Circuit Design of the Non-Restoring Square Root Algorithm

Quantum circuits for basic mathematical functions such as the square roo...

SyReC Synthesizer: An MQT tool for synthesis of reversible circuits

Reversible circuits form the backbone for many promising emerging techno...

Optimizing Scrubbing by Netlist Analysis for FPGA Configuration Bit Classification and Floorplanning

Existing scrubbing techniques for SEU mitigation on FPGAs do not guarant...

Automatic Synthesis of Totally Self-Checking Circuits

Totally self-checking (TSC) circuits are synthesised with a grid of comp...

Multiple-Valued Logic Circuit Design and Data Transmission Intended for Embedded Systems

This thesis proposes novel ternary circuits aiming to reduce energy to p...

Please sign up or login with your details

Forgot password? Click here to reset