Open-Source Synthesizable Analog Blocks for High-Speed Link Designs: 20-GS/s 5b ENOB Analog-to-Digital Converter and 5-GHz Phase Interpolator

09/18/2020
by   Sung-Jin Kim, et al.
0

Using digital standard cells and digital place-and-route (PnR) tools, we created a 20 GS/s, 8-bit analog-to-digital converter (ADC) for use in high-speed serial link applications with an ENOB of 5.6, a DNL of 0.96 LSB, and an INL of 2.39 LSB, which dissipated 175 mW in 0.102 mm2 in a 16nm technology. The design is entirely described by HDL so that it can be ported to other processes with minimal effort and shared as open source.

READ FULL TEXT
research
08/04/2008

A 8 bits Pipeline Analog to Digital Converter Design for High Speed Camera Application

- This paper describes a pipeline analog-to-digital converter is impleme...
research
02/06/2020

Fast FPGA emulation of analog dynamics in digitally-driven systems

In this paper, we propose an architecture for FPGA emulation of mixed-si...
research
08/05/2017

Round-Trip Sketches: Supporting the Lifecycle of Software Development Sketches from Analog to Digital and Back

Sketching is an important activity for understanding, designing, and com...
research
09/17/2015

A balanced rail-to-rail all digital comparator using only standard cells

An all-digital comparator with full input range is presented. It outperf...
research
08/23/2018

PhaseMAC: A 14 TOPS/W 8bit GRO based Phase Domain MAC Circuit for In-Sensor-Computed Deep Learning Accelerators

PhaseMAC (PMAC), a phase domain Gated-Ring-Oscillator (GRO) based 8bit M...
research
12/10/2020

Analog Computation and Representation

Relative to digital computation, analog computation has been neglected i...
research
01/31/2018

Performance Comparison of 112 Gb/s DMT, Nyquist PAM4 and Partial-Response PAM4 for Future 5G Ethernet-based Fronthaul Architecture

For a future 5G Ethernet-based fronthaul architecture, 100G trunk lines ...

Please sign up or login with your details

Forgot password? Click here to reset