Ferroelectric FET based Context-Switching FPGA Enabling Dynamic Reconfiguration for Adaptive Deep Learning Machines

by   Yixin Xu, et al.

Field Programmable Gate Array (FPGA) is widely used in acceleration of deep learning applications because of its reconfigurability, flexibility, and fast time-to-market. However, conventional FPGA suffers from the tradeoff between chip area and reconfiguration latency, making efficient FPGA accelerations that require switching between multiple configurations still elusive. In this paper, we perform technology-circuit-architecture co-design to break this tradeoff with no additional area cost and lower power consumption compared with conventional designs while providing dynamic reconfiguration, which can hide the reconfiguration time behind the execution time. Leveraging the intrinsic transistor structure and non-volatility of ferroelectric FET (FeFET), compact FPGA primitives are proposed and experimentally verified, including 1FeFET look-up table (LUT) cell, 1FeFET routing cell for connection blocks (CBs) and switch boxes (SBs). To support dynamic reconfiguration, two local copies of primitives are placed in parallel, which enables loading of arbitrary configuration without interrupting the active configuration execution. A comprehensive evaluation shows that compared with the SRAM-based FPGA, our dynamic reconfiguration design shows 63.0 82.7 critical path delay (9.6 show the benefit from the context-switching capability of our design. We also evaluate the timing performance of our design over conventional FPGA in various application scenarios. In one scenario that users switch between two preloaded configurations, our design yields significant time saving by 78.7 In the other scenario of implementing multiple configurations with dynamic reconfiguration, our design offers time saving of 20.3


page 4

page 24

page 28

page 42


Analysis and Design of a 32nm FinFET Dynamic Latch Comparator

Comparators have multifarious applications in various fields, especially...

A Cost-Efficient Look-Up Table Based Binary Coded Decimal Adder Design

The BCD (Binary Coded Decimal) being the more accurate and human-readabl...

A Deep Learning-Based FPGA Function Block Detection Method with Bitstream to Image Transformation

In the context of various application scenarios and/or for the sake of s...

A Ring Router Microarchitecture for NoCs

Network-on-Chip (NoC) has become a popular choice for connecting a large...

Power and Execution Time Measurement Methodology for SDF Applications on FPGA-based MPSoCs

Timing and power consumption play an important role in the design of emb...

A Terabit Hybrid FPGA-ASIC Platform for Switch Virtualization

The roll-out of technologies like 5G and the need for multi-terabit band...

FPGA-based Acceleration of FT Convolution for Pulsar Search Using OpenCL

The Square Kilometre Array (SKA) project will be the world largest radio...

Please sign up or login with your details

Forgot password? Click here to reset