Mapping and Optimizing Communication in ROS 2-based Applications on Configurable System-on-Chip Platforms

by   Christian Lienen, et al.

The robot operating system is the de-facto standard for designing and implementing robotics applications. Several previous works deal with the integration of heterogeneous accelerators into ROS-based applications. One of these approaches is ReconROS, which enables nodes to be completely mapped to hardware. The follow-up work fpgaDDS extends ReconROS by an intra-FPGA data distribution service to process topic-based communication between nodes entirely in hardware. However, the application of this approach is strictly limited to communication between nodes implemented in hardware only. This paper introduces gateways to close the gap between topic communication in hardware and software. Gateways aim to reduce data transfers between hardware and software by synchronizing a hardware-and software-mapped topic. As a result, data must be transferred only once compared to a separate data transmission for each subscribing hardware node in the baseline. Our measurements show significant speedups in multi-subscriber scenarios with large message sizes. From the conclusions of these measurements, we present a methodology for the communication mapping of ROS 2 computation graphs. In the evaluation, an autonomous driving real-world example benefits from the gateway and achieves a speedup of 1.4.


page 2

page 4

page 7

page 8


fpgaDDS: An Intra-FPGA Data Distribution Service for ROS 2 Robotics Applications

Modern computing platforms for robotics applications comprise a set of h...

AutonomROS: A ReconROS-based Autonomonous Driving Unit

Autonomous driving has become an important research area in recent years...

ReconROS Executor: Event-Driven Programming of FPGA-accelerated ROS 2 Applications

Many applications from the robotics domain can benefit from FPGA acceler...

Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators

In order to mitigate the security threat of quantum computers, NIST is u...

Distributed Hardware Accelerated Secure Joint Computation on the COPA Framework

Performance of distributed data center applications can be improved thro...

Enabling Cross-Domain Communication: How to Bridge the Gap between AI and HW Engineers

A key issue in system design is the lack of communication between hardwa...

Interprocess Communication in FreeBSD 11: Performance Analysis

Interprocess communication, IPC, is one of the most fundamental function...

Please sign up or login with your details

Forgot password? Click here to reset