research
∙
07/16/2023
Enhancing Data Storage Reliability and Error Correction in Multilevel NOR and NAND Flash Memories through Optimal Design of BCH Codes
The size reduction of transistors in the latest flash memory generation ...
share
research
∙
06/23/2023
High-Speed Area-Efficient Hardware Architecture for the Efficient Detection of Faults in a Bit-Parallel Multiplier Utilizing the Polynomial Basis of GF(2m)
The utilization of finite field multipliers is pervasive in contemporary...
research
∙
09/27/2022
Efficient Fault Detection Architecture of Bit-Parallel Multiplier in Polynomial Basis of GF(2m) Using BCH Code
The finite field multiplier is mainly used in many of today's state of t...
research
∙
08/03/2021
Fast BCH Coding for Optimal Robust Image Watermarking in DCT Domain
This paper investigates a novel approach of digital image watermarking b...
research
∙
06/06/2021
Area-Delay-Efficeint FPGA Design of 32-bit Euclid's GCD based on Sum of Absolute Difference
Euclids algorithm is widely used in calculating of GCD (Greatest Common ...
research
∙
07/16/2020
Area- Efficient VLSI Implementation of Serial-In Parallel-Out Multiplier Using Polynomial Representation in Finite Field GF(2m)
Finite field multiplier is mainly used in elliptic curve cryptography, e...
research
∙
07/09/2020
