research
∙
07/28/2023
VeriGen: A Large Language Model for Verilog Code Generation
In this study, we explore the capability of Large Language Models (LLMs)...
share
research
∙
05/22/2023
Chip-Chat: Challenges and Opportunities in Conversational Hardware Design
Modern hardware design starts with specifications provided in natural la...
research
∙
02/22/2023
Precoding-oriented Massive MIMO CSI Feedback Design
Downlink massive multiple-input multiple-output (MIMO) precoding algorit...
research
∙
12/13/2022
Benchmarking Large Language Models for Automated Verilog RTL Code Generation
Automating hardware design could obviate a significant amount of human e...
research
∙
08/20/2022
Security Implications of Large Language Model Code Assistants: A User Study
Advances in Deep Learning have led to the emergence of Large Language Mo...
research
∙
07/14/2022
